Russian University of Transport (MIIT) ("Automation, Remote Control and Communication on Railway Transport" Department, Professor)
«Scientific Research and Design Institute «Transport and Construction Safety» LLC (General Director Deputy on Scientific Research Work)
Tashkent State Transport University ("Automation and Remote Control" Department, Professor)
Russian Federation
Russian Federation
UDK 004.052.32 Контроль неисправностей
All self-dual analogs of elementary functional gates have been considered, the use of which allows for the synthesis of self-dual circuit implementations of arbitrary Boolean functions. In this case, two synthesis methods can be used, each one based on the property of any Boolean function to be transformed into a self-dual function using one additional variable. The first method involves replacing all non-self-dual functional gates in the device structure with self-dual analogs. The second one involves obtaining a self-dual function from the original formula. The study conducted modeling of self-dual functional gates in pulse mode of operation. It has been shown that all self-dual functional gates, except for those implementing equivalence and nonequivalence functions (modulo-2 addition), are fully self-checkable with respect to stuck-at faults when checking computations based on the belonging of the generated functions to the class of self-dual Boolean functions. However, the gates that implement the mentioned functions require additional monitoring. For them, error masking occurs due to the simultaneous distortion of signals on both combinations in a pair. This feature of these self-dual functional gates should be taken into account when developing controllable self-checking digital computing devices and systems. The article provides an example of using methods for constructing self-dual circuit implementations. The obtained results can be used in the synthesis of controllable self-dual computing devices and systems.
self-dual Boolean function, calculation checking, controllable device, selfduality testing, self-checking circuit
1. Stempkovskiy A. L. Metody proektirovaniya pomehozaschischennyh kombinacionnyh KMOP-shem, obespechivayuschie avtomaticheskoe ispravlenie oshibok / A. L. Stempkovskiy, S. V. Gavrilov, S. I. Gurov i dr. // Informacionnye tehnologii. - 2017. - T. 23. - № 10. - S. 728-735.
2. Bestem'yanov P. F. Metody obespecheniya bezopasnosti apparatnyh sredstv mikroprocessornyh sistem upravleniya dvizheniem poezdov / P. F. Bestem'yanov // Elektrotehnika. - 2020. - № 9. - S. 2-8.
3. Tel'puhov D. V. Algoritm logicheskogo sinteza sboeustoychivyh shem v tehnologicheskom bazise / D. V. Tel'puhov, V. V. Nadolenko // Problemy razrabotki perspektivnyh mikro- i nanoelektronnyh sistem (MES). - 2021. - № 4. - S. 52-58. - DOI:https://doi.org/10.31114/2078-7707-2021-4-52-58.
4. Lala P. K. An Introduction to Logic Circuit Testing / P. K. Lala. - Morgan & Claypool, Texas A&M University-Texarkana, 2009. - 99 p. - DOI:https://doi.org/10.2200/S00149ED1V01Y200808DCS017.
5. Drozd A. V. Rabochee diagnostirovanie bezopasnyh informacionno-upravlyayuschih sistem / A. V. Drozd, V. S. Harchenko, S. G. Antoschuk i dr.; pod red. A. V. Drozda i V. S. Harchenko. - Har'kov: Nacional'nyy aerokosmicheskiy universitet im. N. E. Zhukovskogo «HAI», 2012. - 614 s.
6. Dubrova E. Fault-Tolerant Design / E. Dubrova. - Springer Science + Business Media New York 2013, 2013, XV + 185 p. - DOI:https://doi.org/10.1007/978-1-4614-2113-9.
7. Yarmolik V. N. Kontrol' i diagnostika vychislitel'nyh sistem / V. N. Yarmolik. - Minsk: Bestprint, 2019. - 387 s.
8. Sogomonyan E. S. Samoproveryaemye ustroystva i otkazoustoychivye sistemy / E. S. Sogomonyan, E. V. Slabakov. - M.: Radio i svyaz', 1989. - 208 s.
9. Sapozhnikov V. V. Osnovy teorii nadezhnosti i tehnicheskoy diagnostiki / V. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov. - SPb.: Lan', 2019. - 588 s.
10. Lala P. K. Self-Checking and Fault-Tolerant Digital Design / P. K. Lala. - San Francisco: Morgan Kaufmann Publishers, 2001. - 216 p.
11. Göessel M. New Methods of Concurrent Checking: Edition 1 / M. Göessel, V. Ocheretny, E. Sogomonyan et al. - Dordrecht: Springer Science + Business Media B. V., 2008. - 184 p.
12. Reynolds D. Optimal NOR Networks for Self-Dual Functions of Four Variables / D. Reyn-olds, G. Metze. - Technical Report, Illinois University, Urbana-Champaign, Coordinated Science Lab., May 1976, 19 p.
13. Reynolds D. A. The Design of Alternating Logic Systems with Fault Detection Capabilities / D. A. Reynolds. - M. S. Thesis Illinois University, Urbana-Champaign, Coordinated Sci-ence Lab., August 1976.
14. Reynolds D. A. Fault Detection Capabilities of Alternating Logic / D. A. Reynolds, G. Meize // IEEE Transactions on Computers. - 1978. - Vol. C-27. - Iss. 12. - Pp. 1093-1098. - DOI:https://doi.org/10.1109/TC.1978.1675011.
15. Biernat J. Self-Dual Modules in Design of Dependable Digital Devices / J. Biernat // Interna-tional Conference on Dependability of Computer Systems, 25-27 May 2006, Szklarska Poreba, Poland. - DOI:https://doi.org/10.1109/DEPCOS-RELCOMEX.2006.50.
16. Rai S. DiSCERN: Distilling Standard-Cells for Emerging Reconfigurable Nanotechnologies / S. Rai, M. Raitza, S. S. Sahoo et al. // Design, Automation & Test in Europe Conference & Exhibition (DATE), 09-13 March 2020, Grenoble, France. - DOI:https://doi.org/10.23919/DATE48585.2020.9116216.
17. Aksenova G. P. Vosstanovlenie v dublirovannyh ustroystvah metodom invertirovaniya dannyh / G. P. Aksenova // Avtomatika i telemehanika. - 1987. - № 10. - S. 144-153.
18. Saposhnikov Vl. V. Self-Dual Parity Checking - a New Method for on Line Testing / Vl. V. Saposhnikov, A. Dmitriev, M. Goessel et al. // Proceedings of 14th IEEE VLSI Test Symposium, USA, Princeton, 1996. - Pp. 162-168.
19. Gessel' M. Samotestiruemaya struktura dlya funkcional'nogo obnaruzheniya otkazov v kombinacionnyh shemah / M. Gessel', A. V. Dmitriev, V. V. Sapozhnikov i dr. // Avtomatika i telemehanika. - 1999. - № 11. - S. 162-174.
20. Saposhnikov Vl. V. Experimental Results for Self-Dual Multi-Output Combinational Circuits / Vl. V. Saposhnikov, V. Moshanin, V. V. Saposhnikov et al. // Journal of Electronic Testing: Theory and Applications. - 1999. - Vol. 14. - Iss. 3. - Pp. 295-300. - DOI:https://doi.org/10.1023/A:1008370405607.
21. Gessel' M. Obnaruzhenie neispravnostey v kombinacionnyh shemah s pomosch'yu samodvoystvennogo kontrolya / M. Gessel', A. V. Dmitriev, V. V. Sapozhnikov i dr. // Avtomatika i telemehanika. - 2000. - № 7. - S. 140-149.
22. Sapozhnikov V. V. O sinteze samodvoystvennyh logicheskih shem s pamyat'yu / V. V. Sapozhnikov, Vl. V. Sapozhnikov, R. Sh. Valiev // Elektronnoe modelirovanie. - 2004. - T. 26. - № 2. - S. 39-56.
23. Sapozhnikov V. V. Samodvoystvennye diskretnye ustroystva / V. V. Sapozhnikov, Vl. V. Sapozhnikov, M. Gessel'. - SPb.: Energoatomizdat (Sankt-Peterburgskoe otdelenie), 2001. - 331 s.
24. Sapozhnikov V. V. Sintez samodvoystvennyh diskretnyh sistem / V. V. Sapozhnikov, Vl. V. Sapozhnikov, R. Sh. Valiev. - SPb.: Elmor, 2006. - 220 s.
25. Efanov D. V. Obnaruzhenie neispravnostey v kombinacionnyh shemah na osnove samodvoystvennogo dopolneniya do ravnovesnyh kodov / D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov i dr. // Trudy Instituta sistemnogo programmirovaniya RAN. - 2019. - T. 31. - № 1. - S. 115-132. - DOI:https://doi.org/10.15514/ISPRAS-2019-31(1)-8.
26. Efanov D. Self-Dual Complement Method up to Constant-Weight Codes for Arrangement of Combinational Logical Circuits Concurrent Error-Detection Systems / D. Efanov, V. Sapozhnikov, Vl. Sapozhnikov et al. // Proceedings of 17th IEEE East-West Design & Test Symposium (EWDTS’2019), Batumi, Georgia, September 13-16, 2019, pp. 136-143. - DOI:https://doi.org/10.1109/EWDTS.2019.8884398.
27. Efanov D. V. Samodvoystvennyy kontrol' kombinacionnyh shem s primeneniem kodov Hemminga / D. V. Efanov, T. S. Pogodina // Problemy razrabotki perspektivnyh mikro- i nanoelektronnyh sistem (MES). - 2022. - № 3. - S. 113-122. - DOI:https://doi.org/10.31114/2078-7707-2022-3-113-122.
28. Efanov D. V. Self-Dual Digital Devices with Calculations Testing by Modified Hamming Code / D. V. Efanov, T. S. Pogodina // IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), 24-27 January 2023, St. Petersburg, Russia. - Pp. 72-77.
29. Efanov D. V. Postroenie samoproveryaemyh cifrovyh ustroystv na osnove modificirovannyh kodov Hemminga s kontrolem samodvoystvennosti vychislyaemyh funkciy / D. V. Efanov, T. S. Pogodina // Avtomatika na transporte. - 2023. - T. 9. - № 1. - S. 99-123. - DOI:https://doi.org/10.20295/2412-9186-2023-9-01-99-123.
30. Efanov D. V. Issledovanie svoystv samodvoystvennyh kombinacionnyh ustroystv s kontrolem vychisleniy na osnove kodov Hemminga / D. V. Efanov, T. S. Pogodina // Informatika i avtomatizaciya. - 2023. - T. 22. - № 2. - C. 349-392. - DOI:https://doi.org/10.15622/ia.22.2.5.
31. Chen Y. The Circuit Design of Voltage-controlled Color Changing Lamp Based on Multisim / Y. Chen, M. Zhang, J. Hao // 2020 IEEE International Conference on Power, Intelligent Computing and Systems (ICPICS), 28-30 July 2020, Shenyang, China. - DOI:https://doi.org/10.1109/ICPICS50287.2020.9202148.
32. Parhomenko P. P. Osnovy tehnicheskoy diagnostiki (optimizaciya algoritmov diagnostirovaniya, apparaturnye sredstva) / P. P. Parhomenko, E. S. Sogomonyan. - M.: Energoatomizdat, 1981. - 320 s.
33. Mikoni S. V. Obschie diagnosticheskie bazy znaniy vychislitel'nyh sistem / S. V. Mikoni. - SPb.: Sankt-Peterburgskiy institut informatiki i avtomatizacii, 1992. - 234 s.
