The article considers the problem of analysis of errors at the operative outputs of concurrent error detection (CED) systems of combinational logic circuits, constructed using the method of calculating the check bits. As the basis of CED systems, built using this method, the separable antijamming codes are used. This article presents an extended classifi cation of errors at the operational outputs of CED systems. It also provides the defi nitions of protective and hazardous errors in the data vectors of code words. The article provides the derivation of the formulas for calculating the number of protective and hazardous errors in data vectors of an arbitrary separable codes, as well as detection indicators of protective and hazardous errors in data vectors. The article gives the examples of code with description of its features for detection of protective and hazardous errors in data vectors.
concurrent error detection system, operative outputs, separable codes, data vectors, errors in data vectors, error classifi cation, protective error, hazardous error, detection of hazardous errors
1. Nadezhnost' i effektivnost' v tehnike : spravochnik : v 10 t. T. 9 : Tehnicheskaya diagnostika / Pod red. V. V. Klyueva i P. P. Parhomenko. - M. : Mashinostroenie, 1987. - 352 s.
2. Sistemy upravleniya dvizheniem poezdov na peregonah : uchebnik dlya vuzov zh.-d. transporta : v 3 ch. Ch. 2 / V. M. Lisenkov, P. F. Bestem'yanov, V. B. Leushin, A. V. Lisenkov, A. E. Van'shin ; pod red. V. M. Lisenkova. - M. : GOU «Uchebno-metodicheskiy centr po obrazovaniyu na zheleznodorozhnom transporte, 2009. - 324 s.
3. Antonenko V. S. Analiz rabotosposobnosti avtomaticheskoy lokomotivnoy signalizacii chislovogo koda / V. S. Antonenko, Yu. A. Kravcov, V. M. Safro, A. B. Chegurov // Izvestiya Peterburgskogo universiteta putey soobscheniya. - 2011. - № 1. - S. 101-113.
4. Gorelik A. V. Metody analiza bezopasnosti funkcionirovaniya sistem zheleznodorozhnoy avtomatiki i telemehaniki / A. V. Gorelik, N. A. Taradin, I. A. Zhuravlev // Nadezhnost'. - 2011. - № 1. - S. 40-46.
5. Zakrevskiy A. D. Logicheskie osnovy proektirovaniya diskretnyh ustroystv / A. D. Zakrevskiy, Yu. V. Pottosin, L. D. Cheremisinova. - M. : Fizmatlit, 2007. - 592 s.
6. Mozgalevskiy A. V. Tehnicheskaya diagnostika (nepreryvnye ob'ekty) / A. V. Mozgalevskiy, D. V. Gaskarov. - M. : Vysshaya shkola, 1975. - 207 s.
7. Birger I. A. Tehnicheskaya diagnostika / I. A. Birger. - M. : Mashinostroenie, 1978. - 240 s.
8. Hahanov V. I. Tehnicheskaya diagnostika cifrovyh i mikroprocessornyh struktur / V. I. Hahanov. - Kiev : IZMN, 1995. - 252 s.
9. Kalyavin V. P. Nadezhnost' i diagnostika avtomototransportnyh sredstv / V. P. Kalyavin, N. A. Davydov. - SPb. : Elmor, 2014. - 480 s.
10. Rabochee diagnostirovanie bezopasnyh informacionno-upravlyayuschih sistem / A. V. Drozd, V. S. Harchenko, S. G. Antoschuk i dr. ; pod red. A. V. Drozda i V. S. Har- chenko. - Har'kov : Nacional'nyy aerokosmicheskiy universitet im. N. E. Zhukovskogo (HAI), 2012. - 614 s.
11. Wang L.-T. System-on-Chip Test Architectures : Nanometer Design for Testability / L.-T. Wang, C. E. Stroud, N.A. Touba. Morgan Kaufmann Publishers, 2008. - 856 p.
12. Parhomenko P. P. Osnovy tehnicheskoy diagnostiki (optimizaciya algoritmov diagnostirovaniya, apparaturnye sredstva) / P. P. Parhomenko, E. S. Sogomonyan. - M. : Energoatomizdat, 1981. - 320 s.
13. Sogomonyan E. S. Samoproveryaemye ustroystva i otkazoustoychivye sistemy / E. S. Sogomonyan, E. V. Slabakov. - M. : Radio i svyaz', 1989. - 208 s.
14. Touba N. A. Logic Synthesis of Multilevel Circuits with Concurrent Error Detection / N. A. Touba, E. J. McCluskey // IEEE Trans. Computer-Aided Design of Integrated Circuits and System. - Vol. 16. - Jul. 1997. - Pp. 783-789.
15. Nicolaidis M. On-Line Testing for VLSI - A Compendium of Approaches / M. Nicolaidis, Y. Zorian // Journal of Electronic Testing: Theory and Applications. - 1998. - Issue 12. - Pp. 7-20.
16. Sapozhnikov Val. V. Samoproveryaemye diskretnye ustroystva / Val. V. Sapozhnikov, Vl. V. Sapozhnikov. - SPb. : Energoatomizdat, 1992. - 224 s.
17. Piestrak S. J. Design of Self-Testing Checkers for Unidirectional Error Detecting Codes / S. J. Piestrak. - Wrocław : Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995. - 111 p.
18. Lala P. K. Self-Checking and Fault-Tolerant Digital Design / P. K. Lala. - University of Arkansas, 2001. - 216 p.
19. Butorina N. Self-Testing Checker Design for Incomplete m-out-of-n Codes / N. Butorina // Proceedings of 12th IEEE East-West Design & Test Symposium (EWDTS`2014), Kyev, Ukraine. September 26-29, 2014. - Pp. 258-261.
20. Fujiwara E. Code Design for Dependable Systems: Theory and Practical Applications / E. Fujiwara. - New Jersey, John Wiley & Sons, 2006. - 720 p.
21. Jha N. K. Totally Self-Checking Checker Designs for Bose-Lin, Bose and Blaum Codes / N. K. Jha // IEEE Trans, Computer-Aided Design. - Vol. CAD-10. - February 1991. - Pp. 136-143.
22. Berger J. M. A Note on Error Detecting Codes for Asymmetric Channels / J. M. Berger // Information and Control. - 1961. - Vol. 4. - Issue 1. - Pp. 68-73.
23. Hamming R. W. Error Detecting and Correcting Codes / R. W. Hamming // Bell System Technical Journal. - 1950. - 29 (2). - Pp. 147-160.
24. Sapozhnikov Val. Analysis of Error-Detection Possibilities of CED Circuits Based on Hamming and Berger Codes / Val. Sapozhnikov, Vl. Sapozhnikov, D. Efanov, A. Blyu- dov // Proceedings of 11th IEEE East-West Design & Test Symposium (EWDTS`2013), Rostov-on-Don, Russia, September 27-30, 2013. - Pp. 200-207.
25. Efanov D. V. Predel'nye svoystva koda Hemminga v shemah funkcional'nogo diagnostirovaniya / D. V. Efanov // Informatika i sistemy upravleniya. - 2011. - № 3. - S. 70-79.
26. Efanov D. V. Tri teoremy o kodah Bergera v shemah vstroennogo kontrolya / D. V. Efanov // Informatika i sistemy upravleniya. - 2013. - № 1. - S. 77-86.
27. Sapozhnikov Val. V. Primenenie kodov Bergera i Hemminga v shemah funkcional'nogo kontrolya / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, A. A. Blyudov // Izvestiya Peterburgskogo universiteta putey soobscheniya. - 2013. - № 2. - S. 168-182.
28. Gavzov D. V. Metody obespecheniya bezopasnosti diskretnyh sistem / D. V. Gavzov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 1994. - № 8. - S. 3-50.
29. Sapozhnikov Val. V. Klassifikaciya oshibok v informacionnyh vektorah sistematicheskih kodov / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Izvestiya vuzov. Priborostroenie. - 2015. - T. 58, № 5. - S. 333-343.
30. Efanov D. V. O svoystvah koda s summirovaniem v shemah funkcional'nogo kontrolya / D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2010. - № 6. - S. 155-162.
31. Sapozhnikov Val. V. Predel'nye svoystva koda s summirovaniem / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Izvestiya Peterburgskogo universiteta putey soobscheniya. - 2010. - № 3. - S. 290-299.
32. Busaba F. Y. Self-Checking Combinational Circuit Design for Single and Unidirectional Multibit Errors / F. Y. Busaba, P. K. Lala // Journal of Electronic Testing : Theory and Applications. - 1994. - Issue 5. - Pp. 19-28.
33. Morosow A. Self-Checking Combinational Circuits with Unidirectionally Independent Outputs / A. Morosow, Val. V. Saposhnikov, Vl. V. Saposhnikov, M. Goessel // VLSI Design. - 1998. - Vol. 5. - Issue 4. - Pp. 333-345.
34. Bose B. Systematic Unidirectional Error-Detection Codes / B. Bose, D. J. Lin // Pro- ceedings of IEEE Trans. Comput. - 1985. - Vol. C-34, November. - Pp. 1026-1032.
35. Das D. Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes / D. Das, N. A. Touba // Journal of Electronic Testing: Theory and Applications. - 1999. - Vol. 15. - Issue 1-2. - Pp. 145-155.
36. Sapozhnikov Val. On the Synthesis of Unidirectional Combinational Circuits Detecting All Single Faults / Val. Sapozhnikov, Vl. Sapozhnikov, D. Efanov, A. Blyudov // Proceedings of 12th IEEE East-West Design & Test Symposium (EWDTS`2014), Kyev, Ukraine. September 26-29. - 2014. - Pp. 116-125.
37. Yang S. Logic Synthesis and Optimization Benchmarks User guide: Version 3.0, Technical report Microelectronics Center of North Carolina, P. O. Box 12889 / S. Yang // Research Triangle Park, NC 27709. - January 15. - 1991. - 44 p.
38. Benchmarks: LGSynth89. - URL : http://www.cbl.ncsu.edu:16080/benchmarks/ LGSynth89/mlexamples.
39. Gopalakrishan P. Direct Transistor-Level Layout for Digital Blocks / P. Gopalakrishan, R. A. Rutenbar. - Boston : Kluwer Academic Pubishers, 2004. - 125 p.
