THE SELECTION OF A MODIfiED CODE WITH SUMMATION OF UNIT DATA BITS FOR LOGICAL UNITS WITH A GIVEN TOPOLOGY
Abstract and keywords
Abstract (English):
Summation codes with a small number of bits in control vectors are often applied in organizing technical diagnostics systems of logical units. A code with summation of a small number of bits in control vectors is one of the most promising codes, the building principles of which are based on the usage of a specific correction coefficient in the form of modulo two sum of preinstalled bits of a data vector and calculation of the least non-negative residue of data vector’s weight modulo M=2^(]log2(m+1)[-1) modified codes with summation of unit bits and deals with the influence of rules for calculation of a correction coefficient selection on such important properties as error detection at the outputs of check circuits as well as structural redundancy of diagnostics systems. The characteristics of modified codes with summation of unit data bits (modified Berger codes) were analyzed in a checking combinational circuits’ experiment. It was shown that the selection of a correction coefficient calculation method in the process of building a modified Berger code is of fundamental importance and determines diagnostics systems differing in characteristics (both the complexity of technical realization and error detection at the outputs of check circuits). In order to make a valid choice of a modified code with summation of unit bits, algorithms were developed which make it possible to maximize the error detection index and minimize the diagnostics system technical realization index.

Keywords:
diagnostics system, Berger code, modified code with summation of unit bits, error detection at the outputs of circuits, diagnostics system area, sistema diagnostirovaniya, kod Bergera, modificirovannyy kod s summirovaniem edinichnyh razryadov, obnaruzhenie oshibok na vyhodah shem, ploschad' sistemy diagnostirovaniya
Text
Text (PDF): Read Download
References

1. Sogomonyan E. S. Samoproveryaemye ustroystva i otkazoustoychivye sistemy / E. S. Sogomonyan, E. V. Slabakov. - M. : Radio i svyaz', 1989. - 208 s.

2. Pradhan D. K. Fault-Tolerant Computer System Design / D. K. Pradhan. - N. Y. : Prentice Hall, 1996. - 560 p.

3. Gessel' M. Postroenie kodorazdelitel'nyh samoparitetnyh kombinacionnyh shem dlya samotestirovaniya i funkcional'nogo diagnostirovaniya / M. Gessel', E. S. Sogomonyan // Avtomatika i telemehanika. - 1996. - № 11. - S. 155-165.

4. Ubar R. Design and test technology for dependable systems-on-chip (premier reference Source) / R. Ubar, J. Raik, H.-T. Vierhaus. - Information science reference, Hershey - New York, IGI Global, 2011. - 578 p.

5. Aksenova G. P. Lokalizaciya neispravnogo mnogovyhodnogo bloka v diskretnom ustroystve / G. P. Aksenova // Avtomatika i telemehanika. - 2015. - № 2. - S. 141-149.

6. Aksenova G. P. Povyshenie razreshayuschey sposobnosti matrichnogo metoda lokalizacii neispravnostey / G. P. Aksenova // Avtomatika i telemehanika. - 2016. - № 8. - S. 159-166.

7. Ostanin S. A. Sintez otkazoustoychivyh posledovatel'nostnyh shem dlya neispravnostey zaderzhek putey / S. A. Ostanin, A. Yu. Matrosova, I. E. Kirienko, E. A. Nikolaeva // Izvestiya vysshih uchebnyh zavedeniy. Fizika. - 2016. - T. 59. - № 8-2. - S. 76-78.

8. Kumar B. A Technique for low power, stuck-at fault diagnosable and reconfigurable scan architecture / B. Kumar, B. Nehru, B. Pandey, V. Singh, J. Tudu // Proceedings of 14th IEEE East-West design & Test symposium (EWDTS’2016), Yerevan, Armenia, October 14-17, 2016. - Rp. 517-520.

9. Ostanin S. A Fault-tolerant sequential circuit design for soft errors based on fault-secure circuit / S. Ostanin, A. Matrosova, N. Butorina, V. Lavrov // Proceedings of 14th IEEE East-West design & Test symposium (EWDTS`2016), Yerevan, Armenia, October 14-17, 2016. - Rp. 607-610.

10. Matrosova A. A Fault-tolerant sequential circuit design for SAFs and PDFs soft errors / A. Matrosova, S. Ostanin, I. Kirienko, E. Nikolaeva // 2016 IEEE 22nd International symposium on on-line testing and robust system design (IOLTS), 4-6 July 2016. - Rp. 1-2.

11. Parhomenko P. P. Osnovy tehnicheskoy diagnostiki (optimizaciya algoritmov diagnostirovaniya, apparaturnye sredstva) / P. P. Parhomenko, E. S. Sogomonyan. - M. : Energoatomizdat, 1981. - 320 s.

12. Sapozhnikov Val. V. Samoproveryaemye diskretnye ustroystva / Val. V. Sapozhnikov, Vl. V. Sapozhnikov. - SPb. : Energoatomizdat, 1992. - 224 s.

13. Berger J. M. A Ne on Error detection codes for asymmetric channels / J. M. Berger // Information and control. - 1961. - Vol. 4. - Issue 1. - Pp. 68-73.

14. Dong H. Modified Berger codes for detection of unidirectional errors / H. Dong // IEEE transactions on computers. - Vol. C-33. - June 1984. - Pp. 572-575.

15. Parhami B. New Class of unidirectional error-detection codes / B. Parhami // Proceedings of IEEE International conference on computer design: VLSI in computers and processors, 14-16 October 1991 (ICCD‘9), Cambridge, MA. - Rp. 574-577.

16. Das D. Weight-based codes and their application to concurrent error detection of multilevel circuits / D. Das, N. A. Touba // Proc. of the 17th IEEE VLSI Test symposium, USA, CA, Dana Point, April 25-29, 1999. - Rp. 370-376.

17. Mehov V. B. Kontrol' kombinacionnyh shem na osnove modificirovannyh kodov s summirovaniem / V. B. Mehov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2008. - № 8. - S. 153-165.

18. Efanov D. V. O svoystvah koda s summirovaniem v shemah funkcional'nogo kontrolya / D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2010. - № 6. - S. 155-162.

19. Gessel' M. Issledovanie kombinacionnyh samoproveryaemyh ustroystv s neza- visimymi i monotonno nezavisimymi vyhodami / M. Gessel', A. A. Morozov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 1997. - № 2. - S. 180-193.

20. Morosow A. Self-checking combinational circuits with unidirectionally independent outputs / A. Morosow, Val. V. Sapozhnikov, Vl. V. Sapozhnikov, M. Goessel //VLSI design. - 1998. - Vol. 5. - Issue 4. - Pp. 333-345.

21. Matrosova A.Yu. Self-checking synchronous sequential circuit design for unidirectional error / A.Yu. Matrosova, S. A. Ostanin // Proceedings of the IEEE European test workshop (ETW’98), 27-29 May 1998, Sitges, Barcelona, Spain.

22. Matrosova A.Yu. Self-checking synchronous FSM Network design with low overhead / A.Yu. Matrosova, I. Levin, S. A. Ostanin // VLSI design. - 2000. - Vol. 11. - Issue 1. - Pp. 47-58.

23. Sapozhnikov Val. V. Modul'nye kody s summirovaniem v sistemah funkcional'nogo kontrolya. II. Umen'shenie strukturnoy izbytochnosti sistem funkcional'nogo kontrolya / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, M. R. Cherepanova // Elektronnoe modelirovanie. - 2016. - T. 38. - № 3. - S. 47-61.

24. Blyudov A. A. Postroenie modificirovannogo koda Bergera s minimal'nym chislom neobnaruzhivaemyh oshibok informacionnyh razryadov / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Elektronnoe modelirovanie. - 2012. - T. 34. - № 6. - S. 17-29.

25. Blyudov A. A. Modificirovannyy kod s summirovaniem dlya organizacii kontrolya kombinacionnyh shem / A. A. Blyudov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2012. - № 1. - S. 169-177.

26. Blyudov A. Properties of code with summation for logical circuit test organization / A. Blyudov, D. Efanov, Val. Sapozhnikov, Vl. Sapozhnikov // Proceedings of 10th IEEE East-West design & Test symposium (EWDTSʼ2012), Kharkov, Ukraine, September 14-17, 2012. - Pp. 114-117.

27. Blyudov A. A. Kody s summirovaniem dlya organizacii kontrolya kombinacionnyh shem / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhni- kov // Avtomatika i telemehanika. - 2013. - № 6. - S. 153-164.

28. Efanov D. On the problem of selection of code with summation for combinational circuit test organization / D. Efanov, Val. Sapozhnikov, Vl. Sapozhnikov, A. Blyu- dov // Proceedings of 11th IEEE East-West design & Test symposium (EWDTSʼ2013), Rostov-on-Don, Russia, September 27-30, 2013. - Pp. 261-266.

29. Blyudov A. A. O kodah s summirovaniem edinichnyh razryadov v sistemah funkcional'nogo kontrolya / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2014. - № 8. - S. 131-145.

30. Sapozhnikov Val. V. Ob ispol'zovanii svoystv kodov s summirovaniem po obnaruzheniyu monotonnyh oshibok v sistemah funkcional'nogo kontrolya kombinacionnyh shem / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie, vychislitel'naya tehnika i informatika. - 2014. - № 3. - S. 76-88.

31. Sapozhnikov Val. V. Primenenie kodov s summirovaniem pri sinteze sistem zheleznodorozhnoy avtomatiki i telemehaniki na programmiruemyh logicheskih integral'nyh shemah / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Avtomatika na transporte. - 2015. - T. 1. - № 1. - S. 84-107.

32. Nicolaidis M. On-line testing for VLSI - A compendium of approaches / M. Nico- laidis, Y. Zorian // Journal of electronic testing: Theory and applications. - 1998. - N 12. - Pp. 7-20.

33. Mitra S. Which Concurrent Error Detection Scheme to Shoose? / S. Mitra, E. J. Mc- Cluskey // Proceedings of International test conference, 2000, USA, Atlantic City, NJ, 3-5 October 2000. - Rp. 985-994.

34. Efanov D. V. Sintez generatorov testerov modificirovannyh kodov Bergera na osnove svoystv lineynyh i prostyh simmetrichnyh funkciy / D. V. Efanov // Izvestiya Peterburgskogo universiteta putey soobscheniya. - 2014. - № 4. - S. 99-109.

35. Carter W. C. Self-checking error checker for two-rail coded data / W. C. Carter, K. A. Duke, P. R. Schneider // United States Patent office, filed July 25, 1968, ser. N 747,533, patented Jan. 26, 1971, N. Y. - 10 p.

36. Huches J. L. A. Design of totally self-checking comparators with an arbitrary number of inputs / J. L. A. Huches, E. J. McCluskey, D. J. Lu // IEEE Transactions on computers. - 1984. - Vol. C-33. - N 6. - Pp. 546-550.

37. Yang S. Logic synthesis and optimization benchmarks : User Guide : Version 3.0 / S. Yang // Microelectronics center of Nth Carolina (MCNC), 1991. - 88 p.

38. Collection of digital design benchmarks. - URL : http://ddd.fit.cvut.cz/prj/ Benchmarks.

39. Sapozhnikov Val. V. Klassifikaciya oshibok v informacionnyh vektorah sistematicheskih kodov / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Izvestiya vuzov. Priborostroenie. - 2015. - T. 58. - № 5. - S. 333-343.

Login or Create
* Forgot password?