During the development of safe and reliable management systems the concurrent error detection of a technical condition of logical units are commonly used. While organizing such systems the characteristic of 100 % detection of single faults at the outputs of the logical elements of the internal structure of the object under control should be provided. It is possible through using of several approaches: 1) duplication; 2) using of fault-tolerant codes without modifying the structures of objects under test; 3) using of fault-tolerant codes with modifi cation of the structure of objects under test. The selection of a code at the design stage of concurrent error detection system is a key factor, that infl uence on the basic characteristics of the system. The paper presents the results of the study of properties of the sum codes with one weighted data bit. Proposed codes, as well as classical Berger codes, detect 100 % of unidirectional errors in the data vectors which means that they can be applied to solve similar tasks of technical diagnostics as Berger codes. Moreover, new codes have a reduced, in comparison with Berger codes, number of so-called symmetric errors. In this case, however, the weighting of a bit results into appearance of a certain number of asymmetric errors. The article provides conditions of formation of the weight-based sum code that is capable of a 100 % detection of errors of odd multiples and unidirectional errors in data vectors. In addition, the article defi nes new characteristics of sum codes with one weighted data bit, the tracking of which in practice will allow to organize a concurrent error detection systems for logic units devices with improved performance.
technical diagnostics, concurrent error detection system, sum code, Berger code, bit weight, sum weight-based code, undetectable error in data vector, error detecting properties
1. Goessel M. Error Detection Circuits / M. Goessel, S. Graf. - L. : McGraw-Hill, 1994. - 261 p.
2. Drozd A. V. Netradicionnyy vzglyad na rabochee diagnostirovanie vychislitel'nyh ustroystv / A. V. Drozd // Problemy upravleniya. - 2008. - № 2. - S. 48-56.
3. Ubar R. Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source) / R. Ubar, J. Raik, H.-T. Vierhaus. Information Science Reference, Hershey. - N. Y. : IGI Global, 2011. - 578 p.
4. Sogomonyan E. S.Samoproveryaemye ustroystva i otkazoustoychivye sistemy / E. S. Sogomonyan, E. V. Slabakov. - M. : Radio i svyaz', 1989. - 208 s.
5. Sapozhnikov Val. V. Samoproveryaemye diskretnye ustroystva / Val. V. Sapozhnikov, Vl. V. Sapozhnikov. - SPb. : Energoatomizdat, 1992. - 224 s.
6. Piestrak S. J. Design of Self-Testing Checkers for Unidirectional Error Detecting Codes / S. J. Piestrak. - Wrocław : Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995. - 111 p.
7. Nicolaidis M. On-Line Testing for VLSI - A Compendium of Approaches / M. Nicolaidis, Y. Zorian // Journal of Electronic Testing : Theory and Applications. - 1998. - Issue 12. - Pp. 7-20.
8. Mitra S. Which Concurrent Error Detection Scheme to Shoose? / S. Mitra, E. J. McCluskey // Proceedings of International Test Conference, 2000. - USA, Atlantic City, NJ, 3-5 October 2000. - Pp. 985-994.
9. Matrosova A. Designing FPGA Based Self-Testing Checkers for m-out-of-n Codes / A. Matrosova, V. Ostrovsky, I. Levin, K. Nikitin // Proceedings of the 9th IEEE In- ternational On-Line Testing Symposium (IOLTS’03), 7-9 July 2003, Kos Island, Greece. - Pp. 49-53.
10. Slabakov E. V. Samoproveryaemye vychislitel'nye ustroystva i sistemy (obzor) / E. V. Slabakov, E. S. Sogomonyan // Avtomatika i telemehanika. - 1981. - № 11. - S. 147-167.
11. Efanov D. V. O svoystvah koda s summirovaniem v shemah funkcional'nogo kontrolya / D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2010. - № 6. - S. 155-162.
12. Parhomenko P. P. Osnovy tehnicheskoy diagnostiki (optimizaciya algoritmov diagnostirovaniya, apparaturnye sredstva) / P. P. Parhomenko, E. S. Sogomonyan. - M. : Energoatomizdat, 1981. - 320 s.
13. Sogomonyan E. S. Postroenie samoproveryaemyh shem vstroennogo kontrolya dlya kombinacionnyh ustroystv / E. S. Sogomonyan // Avtomatika i telemehanika. - 1974. - № 2. - S. 121-133.
14. Aksenova G. P. Neobhodimye i dostatochnye usloviya postroeniya polnost'yu proveryaemyh shem svertki po modulyu 2 / G. P. Aksenova // Avtomatika i telemehanika. - 1979. - № 9. - S. 126-135.
15. Aksenova G. P. O funkcional'nom diagnostirovanii diskretnyh ustroystv v usloviyah raboty s netochnymi dannymi / G. P. Aksenova // Problemy upravleniya. - 2008. - № 5. - S. 62-66.
16. Sapozhnikov Val. V. Primenenie kodov s summirovaniem pri sinteze sistem zheleznodorozhnoy avtomatiki i telemehaniki na programmiruemyh logicheskih integral'nyh shemah / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Avtomatika na transporte. - 2015. - T. 1. - № 1. - S. 84-107.
17. Sapozhnikov Val. V. Issledovanie svoystv kodov Hemminga i ih modifikaciy v sistemah funkcional'nogo kontrolya / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Avtomatika na transporte. - 2015. - T. 1. - № 3. - S. 311-337.
18. Sapozhnikov Val. V. Organizaciya sistem funkcional'nogo kontrolya kombinacionnyh shem na osnove modificirovannogo koda s summirovaniem vzveshennyh perehodov / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, V. V. Dmitriev, M. R. Cherepanova // Elektronnoe modelirovanie. - 2015. - T. 37. - № 6. - S. 49-68.
19. Berger J. M. A Note on Error Detection Codes for Asymmetric Channels / J. M. Ber- ger // Information and Control. - 1961. - Vol. 4. - Issue 1. - Pp. 68-73.
20. Busaba F. Y. Self-Checking Combinational Circuit Design for Single and Unidi- rectional Multibit Errors / F. Y. Busaba, P. K. Lala // Journal of Electronic Testing: Theory and Applications. - 1994. - Issue 5. - Pp. 19-28.
21. Saposhnikov Val. V. A New Design Method for Self-Checking Unidirectional Com- binational Circuits / Val. V. Saposhnikov, A. Morosov, Vl. V. Saposhnikov, M. Göes- sel // Journal of Electronic Testing: Theory and Applications. - 1998. - Vol. 12. - Is- sue 1-2. - Pp. 41-53.
22. Morosow A. Self-Checking Combinational Circuits with Unidirectionally Inde- pendent Outputs / A. Morosow, Val. V. Saposhnikov, Vl. V. Saposhnikov, M. Goes- sel // VLSI Design. - 1998. - Vol. 5. - Issue 4. - Pp. 333-345.
23. Matrosova A.Yu. Self-Checking Synchronous Sequential Circuit Design for Unidi- rectional Error / A.Yu. Matrosova, S.A. Ostanin // Proceedings of the IEEE European Test Workshop (ITW’98), 27-29 May 1998. - Sitges, Barcelona, Spain.
24. Matrosova A. Survivable Discrete Circuits Design / A. Matrosova, V. Andreeva, Yu. Sedov // Proceedings of the 8th IEEE International On-Line Testing Workshop (IOLTW’02), 10 July 2002, Isle of Bendor, France. - Pp. 13-17.
25. Sapozhnikov Val. Modular Sum Code in Building Testable Discrete Systems / Val. Sapozhnikov, Vl. Sapozhnikov, D. Efanov // Proceedings of 13th IEEE East-West Design & Test Symposium (EWDTS`2015), Batumi, Georgia, September 26-29, 2015. - Pp. 181-187.
26. Sapozhnikov Val. V. Klassifikaciya oshibok v informacionnyh vektorah sistematicheskih kodov / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Izvestiya vuzov. Priborostroenie. - 2015. - T. 58. - № 5. - S. 333-343.
27. Dong H. Modified Berger Codes for Detection of Unidirectional Errors / H. Dong // IEEE Trans. Comput. - Vol. C-33. - June 1984. - Pr. 572-575.
28. Jha N. K. A Systematic Code for Detecting t-Unidirectional Errors / N. K. Jha, M. B. Vora // Proceedings of International Symposium Fault-Tolerant Comput. - Pittsburg, PA, June 1987. - Pp. 96-101.
29. Parhami B. New Class of Unidirectional Error-Detection Codes / B. Parhami // Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, 14-16 Oct 1991 (ICCD ‘9), Cambridge, MA. - Pp. 574-577.
30. Das D. Weight-Based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits / D. Das, N. A. Touba // Proceedings of the 17th IEEE VLSI Test Symposium, USA, CA, Dana Point, April 25-29, 1999. - Pp. 370-376.
31. Efanov D. On the Problem of Selection of Code with Summation for Combinational Circuit Test Organization / D. Efanov, Val. Sapozhnikov, Vl. Sapozhnikov, A. Blyudov // Proceedings of 11th IEEE East-West Design & Test Symposium (EWDTS`2013), Rostov-on-Don, Russia, September 27-30, 2013. - Pp. 261-266.
32. Sapozhnikov Val. On the Synthesis of Unidirectional Combinational Circuits Detecting All Single Faults / Val. Sapozhnikov, Vl. Sapozhnikov, D. Efanov, A. Blyudov // Proceedings of 12th IEEE East-West Design & Test Symposium (EWDTS`2014), Kyev, Ukraine, September 26-29, 2014. - Pp. 116-125.
33. Efanov D. V. Primenenie modul'nyh kodov s summirovaniem dlya postroeniya sistem funkcional'nogo kontrolya kombinacionnyh logicheskih shem / D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2015. - № 10. - S. 152-169.
34. Cherkasova T. H. Obnaruzhenie oshibok v sistemah avtomatiki i vychislitel'noy tehniki s pomosch'yu kodov Bergera i ego modifikaciy / T. H. Cherkasova // Sbornik trudov nauchno-prakticheskoy konferencii «Problemy bezopasnosti i nadezhnosti mikroprocessornyh kompleksov» ; pod red. Val. V. Sapozhnikova. - SPb.: Peterburgskiy gos. un-t putey soobscheniya, 2015. - S. 167-172.
35. Sapozhnikov Val. V. Obnaruzhenie opasnyh oshibok na rabochih vyhodah kombinacionnyh logicheskih shem / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Avtomatika na transporte. - 2015. - T. 1. - № 2. - S. 195-211.
36. Blyudov A. A. Postroenie modificirovannogo koda Bergera s minimal'nym chislom neobnaruzhivaemyh oshibok informacionnyh razryadov / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Elektronnoe modeli- rovanie. - 2012. - T. 34. - № 6. - S. 17-29.
37. Blyudov A. A. Kody s summirovaniem dlya organizacii kontrolya kombinacionnyh shem / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2013. - № 6. - S. 153-164.
38. Blyudov A. A. O kodah s summirovaniem edinichnyh razryadov v sistemah funkcional'nogo kontrolya / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2014. - № 8. - S. 131-145.
39. Sapozhnikov Val. V. Vzveshennye kody s summirovaniem dlya organizacii kontrolya logicheskih ustroystv / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Elektronnoe modelirovanie. - 2014. - T. 36. - № 1. - S. 59-80.
40. Sapozhnikov Val. V. Metod postroeniya koda Bergera s povyshennoy effektivnost'yu obnaruzheniya oshibok v informacionnyh razryadah / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, D. A. Nikitin // Elektronnoe modelirovanie. - 2013. - T. 35. - № 4. - S. 21-34.
41. Sapozhnikov Val. Combinational Circuits Checking on the Base of Sum Codes with One Weighted Data Bit / Val. Sapozhnikov, Vl. Sapozhnikov, D. Efanov, D. Nikitin // Proceedings of 12th IEEE East-West Design & Test Symposium (EWDTS`2014), Kyev, Ukraine, September 26-29, 2014. - Pp. 126-136.
42. Sapozhnikov Val. V. Issledovanie svoystv kodov s summirovaniem s odnim vzveshennym informacionnym razryadom v sistemah funkcional'nogo kontrolya / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, D. A. Nikitin // Elektronnoe modelirovanie. - 2015. - T. 37. - № 1. - S. 25-48.
43. Sapozhnikov Val. V. Postroenie kodov s summirovaniem s naimen'shim kolichestvom neobnaruzhivaemyh simmetrichnyh oshibok v informacionnyh vektorah / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Radioelektronika i informatika. - 2014. - № 4. - S. 46-55.
44. Efanov D. V. Analiz sposobov postroeniya kodov s summirovaniem s uluchshennymi harakteristikami obnaruzheniya simmetrichnyh oshibok v informacionnyh vektorah / D. V. Efanov // Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie, vychislitel'naya tehnika i informatika. - 2015. - № 4. - S. 69-81.
45. Collection of Digital Design Benchmarks. - URL: http://ddd.fit.cvut.cz/prj/Benchmarks.
46. Yang S. Logic Synthesis and Optimization Benchmarks : User Guide : Version 3.0 / S. Yang. - Microelectronics Center of North Carolina (MCNC), 1991. - 88 p.
