The article describes a method for sum code formation with a minimum total number of undetectable errors (optimum code), based on the idea of modifi cation of the code with weighted transition summation between the bits, adjacent in data vector. The proposed sum code can be assigned to the class of modular codes with weighted transitions summation. It has the same number of check bits as a classic Berger code, however, it also has the improved performance of error detection in data vectors, especially in a low multiplicity of errors. The article states the properties of a new sum code, particularly important is that when data vec-tors have m≠2t (t = 1, 2, …) length the optimum code can be built. When m=2t (t = 1, 2, …), however, the codes are close to optimum. The article explains this feature of a modu-lar code with weighted transitions. Moreover, the experiment with reference LGSynth`89 com-binational circuits shows that modular code with weighted transitions allows to organize concurrent error detection (CED) systems with improved detection of errors in comparison with structures, based on Berger codes. In some cases, the problem of detection of 100 % of errors at the outputs of combinational circuits under control might be solved. All that makes the resulting code a promising for solving the problems of technical diagnostics.
technical diagnostics, concurrent error detection (CED) system, sum code, Berger code, weighted transition, code with summation of weighted transitions, undetectable error in data vector, error detection properties, optimum code
1. Shamanov V. I. Process formirovaniya asimmetrii tyagovogo toka v rel'sovoy linii / V. I. Shamanov // Elektrotehnika. - 2014. - № 8. - S. 34-37.
2. Kravcov Yu. A. Zadachi i vozmozhnosti sovershenstvovaniya rel'sovyh cepey tonal'noy chastoty / Yu. A. Kravcov, A. I. Kamenev, N. N. Baluev, V. A. Klyuzko // Avtomatika, svyaz', informatika. - 2014. - № 3. - S. 10-14.
3. Kravcov Yu. A. Perspektivnye sposoby kodirovaniya rel'sovyh cepey tonal'noy chastoty / Yu. A. Kravcov, E. V. Arhipov, M. E. Bakin // Avtomatika na transporte. - 2015. - T. 1. - № 2. - S. 119-126.
4. Sistemy upravleniya dvizheniem poezdov na peregonah : uchebnik dlya vuzov zh.-d. transporta : v 3 ch. Ch. 2 / V. M. Lisenkov, P. F. Bestem'yanov, V. B. Leushin, A. V. Lisenkov, A. E. Van'shin ; pod red. V. M. Lisenkova. - M. : GOU «Uchebnometodicheskiy centr po obrazovaniyu na zheleznodorozhnom transporte», 2009. - 324 s.
5. Shamanov V. I. Elektromagnitnaya sovmestimost' sistem zheleznodorozhnoy avtomatiki i telemehaniki / V. I. Shamanov. - M. : FGBOU «Uchebno-metodicheskiy centr po obrazovaniyu na zheleznodorozhnom transporte», 2013. - 244 s.
6. Sapozhnikov Val. V. Teoreticheskie osnovy zheleznodorozhnoy avtomatiki i telemehaniki : uchebnik dlya vuzov zh.-d. transporta / Val. V. Sapozhnikov, Yu. A. Kravcov, Vl. V. Sapozhnikov ; pod red. Val. V. Sapozhnikova. - M. : GOU «Uchebnometodicheskiy centr po obrazovaniyu na zheleznodorozhnom transporte», 2008. - 394 s.
7. Molodcov V. P. Sistemy dispetcherskogo kontrolya i monitoringa ustroystv zheleznodorozhnoy avtomatiki i telemehaniki : ucheb. posobie / V. P. Molodcov, A. A. Ivanov. - SPb. : Peterburgskiy gos. un-t putey soobscheniya, 2010. - 140 s. Proektirovanie i testirovanie logicheskih ustroystv 115 Avtomatika na transporte № 1, tom 2, mart 2016
8. Efanov D. V. Osnovy postroeniya i principy funkcionirovaniya sistem tehnicheskogo diagnostirovaniya i monitoringa ustroystv zheleznodorozhnoy avtomatiki i telemehaniki : ucheb. posobie / D. V. Efanov, A. A. Lykov. - SPb. : Peterburgskiy gosudarstvennyy universitet putey soobscheniya, 2012. - 59 s.
9. Sogomonyan E. S. Samoproveryaemye ustroystva i otkazoustoychivye sistemy / E. S. Sogomonyan, E. V. Slabakov. - M. : Radio i svyaz', 1989. - 208 s.
10. Sapozhnikov Val. V. Samoproveryaemye diskretnye ustroystva / Val. V. Sapozhnikov, Vl. V. Sapozhnikov. - SPb. : Energoatomizdat, 1992. - 224 s.
11. Sapozhnikov Val. V. Primenenie kodov s summirovaniem pri sinteze sistem zheleznodorozhnoy avtomatiki i telemehaniki na programmiruemyh logicheskih integral'nyh shemah / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Avtomatika na transporte. - 2015. - T. 1. - № 1. - S. 84-107.
12. Jha N. K. Design and Synthesis of Self-Checking VLSI Circuits / N. K. Jha, S. Wang // IEEE Trans. Computer-Aided Design. - 1993. - Vol. 12. - Issue 6. - Rp. 878-887.
13. Goessel M. Error Detection Circuits / M. Goessel, S. Graf. - London : McGraw-Hill, 1994. - 261 p.
14. Piestrak S. J. Design of Self-Testing Checkers for Unidirectional Error Detecting Codes / S. J. Piestrak. - Wrocław : Ofi cyna Wydawnicza Politechniki Wrocłavskiej, 1995. - 111 p.
15. Pradhan D. K. Fault-Tolerant Computer System Design / D. K. Pradhan. - N. Y. : Prentice Hall, 1996. - 560 p.
16. Gorshe S. S. A Self-Checking ALU Design with Efficient Codes / S. S. Gorshe, B. Bose // Proceedings of 14 th VLSI Test Symposium, Princeton. - NJ, USA, 1996. - Rp. 157-161.
17. Guo Y.-Y. Fast and Area-Time Effi cient Berger Code Checkers / Y.-Y. Guo, J.-C. Lo, C. Metra // Workshop on Defect and Fault-Tolerance in VLSI Systems. - 1997. - October 20-22. - Rp. 110-118.
18. Matrosova A.Yu. Self-Checking Synchronous FSM Network Design with Low Overhead / A.Yu. Matrosova, I. Levin, S. A. Ostanin // VLSI Design. - 2000. - Vol. 11. - Issue 1. - Pp. 47-58.
19. Matrosova A. Survivable Self-Checking Sequential Circuits / A.Yu. Matrosova, I. Levin, S. A. Ostanin // Proc. of 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2001), Oct. 24-26. - San Francisco, CA, 2001. - Rr. 395-402.
20. Abdulhadi A. H. Self Checking Register File Using Berger Code / A. H. Abdulhadi, A. H. Maamar // 6 th WSEAS International Conference on Circuits, systems, control & signal processing, 2007, Cairo, Egypt, December 29-31. - Rp. 62-68.
21. Wang L.-T. System-on-Chip Test Architectures : Nanometer Design for Testability / L.-T. Wang, C. E. Stroud, N. A. Touba. - Morgan Kaufmann Publishers, 2008. - 856 p.
22. Rabochee diagnostirovanie bezopasnyh informacionno-upravlyayuschih sistem / A. V. Drozd, V. S. Harchenko, S. G. Antoschuk [i dr.] ; pod red. A. V. Drozda, V. S. Harchenko. - Har'kov : Nacional'nyy aerokosmicheskiy universitet im. N. E. Zhukovskogo (HAI), 2012. - 614 s.
23. Srihari P. Sum Codes : A Binary Channel Coding Scheme / P. Srihari // International Journal of Computer Science And Technology. - 2014. - Vol. 5. - Issue 1. - Rp. 60-64.
24. Nikitin A. B. Upravlenie strelochnymi elektroprivodami v komp'yuternyh sistemah gorochnoy centralizacii / A. B. Nikitin, A. N. Kovkin // Avtomatika na transporte. - 2015. - T. 1. - № 1. - S. 51-62.
25. Pierce D. Efficient Self-Checking Checkers for Berger Codes / D. Pierce, P. K. Lala // Proc. of 1st IEEE Int. On-Line Testing Workshop. - 1995. - Rp. 238-242.
26. Mitra S. Which Concurrent Error Detection Scheme to Shoose? / S. Mitra, E. J. Mc- Claskey // Proceedings of International Test Conference, 2000, USA, Atlantic City, NJ, 3-5 October 2000. - Rp. 985-994.
27. Mitra S. Diversity Techniques for Concurrent Error Detection / S. Mitra, E. J. McClaskey // International Symposium on Quality Electronic Design, 2001, USA, San Jose, CA, 26-28 March. - Rp. 249-250.
28. Ghosh S. Synthesis of Low Power CED Circuits Based on Parity Codes / S. Ghosh, S. Basu, N. A. Touba // Proc. of 23rd IEEE VLSI Test Symposium (VTS’05). - 2005. - Rp. 315-320.
29. Ubar R. Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source). Information Science Reference, Hershey / R. Ubar, J. Raik, H.-T. Vierhaus. - N. Y., IGI Global, 2011. - 578 p.
30. Parhomenko P. P. Osnovy tehnicheskoy diagnostiki (optimizaciya algoritmov diagnostirovaniya, apparaturnye sredstva) / P. P. Parhomenko, E. S. Sogomonyan. - M. : Energoatomizdat, 1981. - 320 s.
31. Berger J. M. A Note on Error Detection Codes for Asymmetric Channels / J. M. Berger // Information and Control. - 1961. - Vol. 4. - Issue 1. - Pp. 68-73.
32. Efanov D. V. O svoystvah koda s summirovaniem v shemah funkcional'nogo kontrolya / D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2010. - № 6. - S. 155-162.
33. Blyudov A. Properties of Code with Summation for Logical Circuit Test Organization / A. Blyudov, D. Efanov, Val. Sapozhnikov, Vl. Sapozhnikov // Proceedings of 10th IEEE East-West Design & Test Symposium (EWDTS`2012), Kharkov, Ukraine, September 14-17, 2012. - Rp.114-117.
34. Blyudov A. A. Postroenie modificirovannogo koda Bergera s minimal'nym chislom neobnaruzhivaemyh oshibok informacionnyh razryadov / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Elektronnoe modelirovanie. - 2012. - T. 34. - № 6. - S. 17-29.
35. Blyudov A. A. Kody s summirovaniem dlya organizacii kontrolya kombinacionnyh shem / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2013. - № 6. - S. 153-164.
36. Efanov D. On the Problem of Selection of Code with Summation for Combinational Circuit Test Organization / D. Efanov, Val. Sapozhnikov, Vl. Sapozhnikov, A. Blyudov // Proceedings of 11 th IEEE East-West Design & Test Symposium (EWDTS`2013), Rostov-on-Don, Russia, September 27-30, 2013. - Rp. 261-266.
37. Blyudov A. A. O kodah s summirovaniem edinichnyh razryadov v sistemah funkcional'nogo kontrolya / A. A. Blyudov, D. V. Efanov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2014. - № 8. - S. 131-145.
38. Das D. Weight-Based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits / D. Das, N. A. Touba // Proc. 17 th IEEE Test Symposium, USA, California, 1999. - Rp. 370-376. Proektirovanie i testirovanie logicheskih ustroystv 117 Avtomatika na transporte № 1, tom 2, mart 2016
39. Das D. Low Cost Concurrent Error Detection Based on Modulo Weight-Based Codes / D. Das, N. A. Touba, M. Seuring, M. Gossel // Proceedings of IEEE 6 th International On-Line Testing Workshop (IOLTW), Spain, Palma de Mallorca, July 3-5, 2000. - Rp. 171-176.
40. Sapozhnikov Val. V. Vzveshennye kody s summirovaniem dlya organizacii kontrolya logicheskih ustroystv / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov // Elektronnoe modelirovanie. - 2014. - T. 36. - № 1. - S. 59-80.
41. O sposobah postroeniya kodov s summirovaniem s minimal'nym obschim chislom neobnaruzhivaemyh iskazheniy v informacionnyh vektorah / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, D. A. Nikitin // Izvestiya Peterburgskogo universiteta putey soobscheniya. - 2014. - № 1. - S. 82-91.
42. Efanov D. Sum Code Formation with Minimum Total Number of Undetectable Errors in Data Vectors / D. Efanov, Val. Sapozhnikov, Vl. Sapozhnikov, D. Nikitin // Proceedings of 13 th IEEE East-West Design & Test Symposium (EWDTS`2015), Batumi, Georgia, September 26-29, 2015. - Rp. 141-148.
43. Sapozhnikov Val. V. Modul'no vzveshennyy kod s summirovaniem dlya sistem tehnicheskogo diagnostirovaniya / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, D. A. Nikitin // Informatika i sistemy upravleniya. - 2015. - № 3. - S. 53-62.
44. Saposhnikov Val. New Code for Fault Detection in Logic Circuits / Val. Saposhnikov, Vl. Saposhnikov // Proc. 4th Int. Conf. on Unconventional Electromechanical and Electrical Systems, St. Petersburg, Russia, June 21-24, 1999. - Pp. 693-696.
45. Mehov V. B. Kontrol' kombinacionnyh shem na osnove kodov s summirovaniem vzveshennyh perehodov / V. B. Mehov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Izvestiya Peterburgskogo universiteta putey soobscheniya. - 2006. - № 2. - S. 126-126.
46. Mehov V. B. Postroenie testov dlya vzveshennyh kodov / V. B. Mehov // Avtomatika i telemehanika zheleznyh dorog Rossii. Novaya tehnika i novye tehnologii : sb. nauch. trudov ; red. Vl. V. Sapozhnikov. - SPb. : Peterburgskiy gos. un-t putey soobscheniya, 2007. - S. 81-89.
47. Mehov V. Concurrent Error Detection Based on New Code with Modulo Weighted Transitions between Information Bits / V. Mehov, Val. Saposhnikov, Vl. Sapozhnikov, D. Urganskov // Proceedings of 7th IEEE East-West Design & Test Workshop (EWDTW`2007), Erevan, Armenia, September 25-30, 2007. - Rp. 21-26.
48. Mehov V. B. Kontrol' kombinacionnyh shem na osnove modificirovannyh kodov s summirovaniem / V. B. Mehov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2008. - № 8. - S. 153-165.
49. Sapozhnikov Val. V. Svoystva kodov s summirovaniem vzveshennyh perehodov s pryamoy posledovatel'nost'yu vesovyh koefficientov / Val. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov, V. V. Dmitriev // Informatika i sistemy upravleniya. - 2014. - № 4. - S. 77-88.
50. Dmitriev V. V. Primenenie koda s summirovaniem s vzveshennymi perehodami dlya postroeniya sistem funkcional'nogo kontrolya / V. V. Dmitriev, D. V. Efanov, M. R. Cherepanova // Intellektual'nye sistemy na transporte : sb. materialov V MNPK «IntellektTrans-2015» ; pod red. d-ra tehn. nauk, prof. A. A. Kornienko. - SPb. : FGBOU VPO PGUPS, 2015. - S. 305-311.
51. Sapozhnikov Val. Optimum Sum Codes, That Effectively Detect the Errors of Low Multiplicities / Val. Sapozhnikov, Vl. Sapozhnikov, D. Efanov, V. Dmitriev, M. Cherepanova // Radioelectronics & Informatics. - 2015. - № 1. - Pp. 17-22.
52. Collection of Digital Design Benchmarks. - URL : http://ddd.fi t.cvut.cz/prj/Benchmarks.
53. Yang S. Logic Synthesis and Optimization Benchmarks / S. Yang // Technical Report, MCNC, Dec. 1988, published at 1989 MCNC International Workshop on Logic Synthesis.
54. Benchmarks : LGSynth89. - URL : http://www.cbl.ncsu.edu:16080/benchmarks/LG- Synth89/mlexamples/.
55. Yang S. Logic Synthesis and Optimization Benchmarks : User Guide : Version 3.0 / S. Yang. - Microelectronics Center of North Carolina (MCNC), 1991. - 88 p.
56. SIS : A System for Sequential Circuit Synthesis / E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, A. Sangiovanni-Vincentelli // Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 4 May 1992. - 45 p.
57. Gessel' M. Postroenie samotestiruemyh i samoproveryaemyh kombinacionnyh ustroystv so slabonezavisimymi vyhodami / M. Gessel', E. S. Sogomonyan // Avtomatika i telemehanika. - 1992. - № 8. - S. 150-160.
58. Gessel' M. Issledovanie kombinacionnyh samoproveryaemyh ustroystv s nezavisimymi i monotonno nezavisimymi vyhodami / M. Gessel', A. A. Morozov, Val. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 1997. - № 2. - S. 180-193.
59. Morosow A. Self-Checking Combinational Circuits with Unidirectionally Independent Outputs / A. Morosow, Val. V. Sapozhnikov, Vl. V. Sapozhnikov, M. Goessel // VLSI Design. - 1998. - Vol. 5. - Issue 4. - Pp. 333-345.
