Synthesis Method of Self-Checking Devices with Calculation Control by Two Diagnostic Parameters with Preliminary Compression of Signals from the Object of Diagnosis
Abstract and keywords
Abstract (English):
The structure of self-checking digital devices with calculation control by two diagnostic parameters has been proposed. The belonging of being formed in in-built control circuit codeword to constant-weight code “2-out-of-4” is used as a first parameter. A second parameter is the belonging of each being calculated function to the class of self-dual Boolean functions. The specificity of being described in the article the organization structure of self-checking digital devices is the presence of the circuit of preliminary compression of signals from diagnosis object. Its usage allows to cut structural redundancy of end device down essentially. Besides, nevertheless, errors can be masked at the inputs of compression elements. The article underlines the features of the choice of being compressed outputs of diagnosis object and the algorithm is proposed allowing to minimize the risk of undetectable error occurrence at compression scheme output. The algorithm of built-in control scheme synthesis by two diagnosis parameters has been presented which takes into account conditions for the formation of full set of test combinations for testers and elements of transformation in signal correction block. The example of realization of synthesis algorithm for fully self-checking device Logisim is considered. Key features of built-in control scheme are denoted; the scheme is embodied according to the proposed structure. The way of organizing calculation control by two diagnostic parameters is of interest at the synthesis of fully self-checking digital calculation devices and systems.

Keywords:
self-checking circuit of in-built control, control of calculations by combinational devices, preliminary compression of signals, code method of control of calculations, function self-duality control
Text
Text (PDF): Read Download
References

1. Mikoni S. Top Level Diagnostic Models of Complex Objects / S. Mikoni // Lecture Notes in Networks and Systems. - 2022. - Vol. 442. - Pp. 238-249. - DOI:https://doi.org/10.1007/978-3-030-98832-6_21.

2. Matrosova A. Yu. Postroenie posledovatel'nosti, obnaruzhivayuschey robastno testi-ruemye neispravnosti zaderzhek putey v shemah s pamyat'yu / A. Yu. Matrosova, S. V. Chernyshov, O. H. Kim i dr. // Avtomatika i telemehanika. - 2021. - № 11. - S. 148-168. - DOI:https://doi.org/10.31857/S0005231021110106.

3. Slabakov E. V. Samoproveryaemye vychislitel'nye ustroystva i sistemy (obzor) / E. V. Slabakov, E. S. Sogomonyan // Avtomatika i telemehanika. - 1981. - № 11. - S. 147-167.

4. Mikoni S. V. Obschie diagnosticheskie bazy znaniy vychislitel'nyh sistem / S. V. Mikoni. - SPb.: SPIIRAN, 1992. - 234 s.

5. Lala P. K. Self-Checking and Fault-Tolerant Digital Design / P. K. Lala. - San Francisco: Morgan Kaufmann Publishers, 2001. - 216 p.

6. Fujiwara E. Code Design for Dependable Systems: Theory and Practical Applications / E. Fujiwara. - John Wiley & Sons, 2006. - 720 p.

7. Drozd A. V. Rabochee diagnostirovanie bezopasnyh informacionno-upravlyayuschih sistem / A. V. Drozd, V. S. Harchenko, S. G. Antoschuk i dr.; pod red. A. V. Drozda i V. S. Harchenko. - Har'kov: Nacional'nyy aerokosmicheskiy universitet im. N. E. Zhukovskogo «HAI», 2012. - 614 s.

8. Parhomenko P. P. Osnovy tehnicheskoy diagnostiki (optimizaciya algoritmov dia-gnostirovaniya, apparaturnye sredstva) / P. P. Parhomenko, E. S. Sogomonyan. - M.: Energoatomizdat, 1981. - 320 s.

9. Sogomonyan E. S. Samoproveryaemye ustroystva i otkazoustoychivye sistemy / E. S. Sogomonyan, E. V. Slabakov. - M.: Radio i svyaz', 1989. - 208 s.

10. Gessel' M. Kontrol' kombinacionnyh shem metodom logicheskogo dopolneniya / M. Gessel', A. V. Morozov, V. V. Sapozhnikov i dr. // Avtomatika i telemehanika. - 2005. - № 8. - S. 161-172.

11. Nicolaidis M. On-Line Testing for VLSI - A Compendium of Approaches / M. Nicolaidis, Y. Zorian // Journal of Electronic Testing: Theory and Application. - 1998. - Vol. 12. - Iss. 1-2. - Pp. 7-20. - DOI:https://doi.org/10.1023/A:1008244815697.

12. Mehov V. B. Kontrol' kombinacionnyh shem na osnove modificirovannyh kodov s summirovaniem / V. B. Mehov, V. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. - 2008. - № 8. - S. 153-165.

13. Gavrilov S. V. Primenenie teorii kodirovaniya dlya povysheniya pomehozaschischenno-sti kombinacionnyh shem / S. V. Gavrilov, S. I. Gurov, T. D. Zhukova i dr. // Infor-macionnye tehnologii. - 2016. - T. 22. - № 12. - S. 931-937.

14. Tshagharyan G. Experimental Study on Hamming and Hsiao Codes in the Context of Em-bedded Applications / G. Tshagharyan, G. Harutyunyan, S. Shoukourian et al. // Proceedings of 15th IEEE East-West Design & Test Symposium (EWDTS’2017), Novi Sad, Serbia, Sep-tember 29 - October 2, 2017. - Pp. 25-28. - DOI:https://doi.org/10.1109/EWDTS.2017.8110065.

15. Pashukov A. V. Sintez ustroystv upravleniya ob'ektami napol'noy avtomatizacii zheleznodorozhnogo transporta na programmiruemyh logicheskih integral'nyh she-mah / A. V. Pashukov // Problemy razrabotki perspektivnyh mikro- i nanoelektron-nyh sistem (MES). - 2021. - № 1. - S. 61-69. - DOI:https://doi.org/10.31114/2078-7707-2021-1-61-69.

16. Reynolds D. A. Fault Detection Capabilities of Alternating Logic / D. A. Reynolds, G. Meize // IEEE Transactions on Computers. - 1978. - Vol. C-27. - Iss. 12. - Pp. 1093-1098.

17. Göessel M. New Methods of Concurrent Checking: Edition 1 / M. Göessel, V. Ocheretny, E. Sogomonyan et al. - Dordrecht: Springer Science+Business Media B. V., 2008. - 184 p.

18. Sapozhnikov V. V. Kody Hemminga v sistemah funkcional'nogo kontrolya logiche-skih ustroystv / V. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov. - SPb.: Nauka, 2018. - 151 s.

19. Sapozhnikov V. V. Kody s summirovaniem dlya sistem tehnicheskogo diagnostirova-niya. T. 1: Klassicheskie kody Bergera i ih modifikacii / V. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov. - M.: Nauka, 2020. - 383 s.

20. Sapozhnikov V. V. Kody s summirovaniem dlya sistem tehnicheskogo diagnostirova-niya. T. 2: Vzveshennye kody s summirovaniem / V. V. Sapozhnikov, Vl. V. Sapozhni-kov, D. V. Efanov. - M.: Nauka, 2021. - 455 s.

21. Yablonskiy S. V. Vvedenie v diskretnuyu matematiku: ucheb. posobie dlya vuzov / S. V. Yablonskiy; pod red. V. A. Sadovnicheva. 4-e izd., ster. - M.: Vysshaya shkola, 2003. - 384 s.

22. Aksenova G. P. Vosstanovlenie v dublirovannyh ustroystvah metodom invertirova-niya dannyh / G. P. Aksenova // Avtomatika i telemehanika. - 1987. - № 10. - S. 144-153.

23. Saposhnikov Vl. V. Self-Dual Parity Checking - a New Method for on Line Testing / Vl. V. Saposhnikov, A. Dmitriev, M. Goessel et al. // Proceedings of 14th IEEE VLSI Test Symposium. - USA, Princeton, 1996. - Pp. 162-168.

24. Gessel' M. Obnaruzhenie neispravnostey v samoproveryaemyh kombinacionnyh she-mah s ispol'zovaniem svoystv samodvoystvennyh funkciy / M. Gessel', V. I. Mosha-nin, V. V. Sapozhnikov i dr. // Avtomatika i telemehanika. - 1997. - № 12. - S. 193-200.

25. Gessel' M. Samotestiruemaya struktura dlya funkcional'nogo obnaruzheniya otkazov v kombinacionnyh shemah / M. Gessel', A. V. Dmitriev, V. V. Sapozhnikov i dr. // Av-tomatika i telemehanika. - 1999. - № 11. - S. 162-174.

26. Gessel' M. Postroenie samoproveryaemyh kombinacionnyh shem na osnove svoystv samodvoystvennyh funkciy / M. Gessel', A. A. Morozov, V. V. Sapozhnikv i dr. // Avtomatika i telemehanika. - 2000. - № 2. - S. 151-163.

27. Gessel' M. Obnaruzhenie neispravnostey v kombinacionnyh shemah s pomosch'yu sa-modvoystvennogo kontrolya / M. Gessel', A. V. Dmitriev, V. V. Sapozhnikov i dr. // Avtomatika i telemehanika. - 2000. - № 7. - S. 140-149.

28. Gessel' M. Issledovanie svoystv samodvoystvennyh samoproveryaemyh mnogotakt-nyh shem / M. Gessel', A. V. Dmitriev, V. V. Sapozhnikov i dr.// Avtomatika i tele-mehanika. - 2001. - № 4. - S. 148-159.

29. Sapozhnikov V. V. Samodvoystvennye diskretnye ustroystva / V. V. Sapozhnikov, Vl. V. Sapozhnikov, M. Gessel'. - SPb: Energoatomizdat (Sankt-Peterburgskoe ot-delenie), 2001. - 331 s.

30. Sapozhnikov V. V. Sintez samodvoystvennyh diskretnyh sistem / V. V. Sapozhnikov, Vl. V. Sapozhnikov, R. Sh. Valiev. - SPb: Elmor, 2006. - 220 s.

31. Efanov D. Self-Dual Complement Method up to Constant-Weight Codes for Arrangement of Combinational Logical Circuits Concurrent Error-Detection Systems / D. Efanov, V. Sapozhnikov, Vl. Sapozhnikov et al. // Proceedings of 17th IEEE East-West Design & Test Symposium (EWDTS’2019), Batumi, Georgia, September 13-16, 2019. - Pp. 136-143. - DOI:https://doi.org/10.1109/EWDTS.2019.8884398.

32. Efanov D. V. Metod funkcional'nogo kontrolya kombinacionnyh logicheskih ustroystv na osnove samodvoystvennogo dopolneniya do ravnovesnyh kodov / D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov i dr. // Elektronnoe modelirovanie. - 2020. - T. 42. - № 3. - S. 27-52. - DOI:https://doi.org/10.15407/emodel.42.03.027.

33. Efanov D. V. Organization of Testing of Combinational Devices Based on Boolean Com-plement to Constant-Weight “1-out-of-4” Code with Signal Compression / D. Efanov, V. Sapozhnikov, Vl. Sapozhnikov // Automatic Control and Computer Sciences. - 2021. - Vol. 55. - Iss. 2. - Pp. 113-124. - DOI:https://doi.org/10.3103/S014641162102005X.

34. Gessel' M. Logicheskoe dopolnenie - novyy metod kontrolya kombinacionnyh shem / M. Gessel', A. V. Morozov, V. V. Sapozhnikov i dr. // Avtomatika i telemehanika. - 2003. - № 1. - S. 167-176.

35. Piestrak S. J. Design of Self-Testing Checkers for Unidirectional Error Detecting Codes / S. J. Piestrak. - Wrocław: Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995. - 111 p.

36. Sapozhnikov V. V. Samoproveryaemye diskretnye ustroystva / V. V. Sapozhnikov, Vl. V. Sapozhnikov. - SPb: Energoatomizdat, 1992. - 224 s.

37. Carter W. C. Self-Checking Error Checker for Two-Rail Coded Data / W. C. Carter, K. A. Duke, P. R. Schneider // United States Patent Office, filed July 25, 1968. - Ser. No. 747533, patented Jan. 26, 1971. N. Y. - 10 p.

38. Efanov D. V. Sintez samoproveryaemyh kombinacionnyh ustroystv s kontrolem vy-chisleniy po dvum diagnosticheskim parametram / D. V. Efanov, D. V. Pivovarov // Izvestiya vysshih uchebnyh zavedeniy. Priborostroenie. - 2022. - T. 65. - № 7. - S. 461-477. - DOI:https://doi.org/10.17586/0021-3454-2022-65-7-461-477.

39. Efanov D. V. Organizaciya shem vstroennogo kontrolya na osnove metoda logicheskogo dopolneniya s predvaritel'nym preobrazovaniem rabochih funkciy v kontrol'nye vektory kodov Bergera / D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov // In-formacionnye tehnologii. - 2021. - T. 27. - № 6. - S. 306-313. - DOI:https://doi.org/10.17587/it.27.306-313.

40. Efanov D. V. Sintez shem vstroennogo kontrolya na osnove metoda logicheskogo do-polneniya s predvaritel'nym szhatiem signalov rabochih funkciy / D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov // Vestnik Tomskogo gosudarstvennogo uni-versiteta. Upravlenie, vychislitel'naya tehnika i informatika. - 2021. - № 1. - S. 97-115. - DOI:https://doi.org/10.17223/19988605/54/12.

41. Aksenova G. P. Neobhodimye i dostatochnye usloviya postroeniya polnost'yu proverya-emyh shem svertki po modulyu 2 / G. P. Aksenova // Avtomatika i telemehanika. - 1979. - № 9. - S. 126-135.

42. Efanov D. V. Synthesis of Built-in Self-Test Control Circuits Based on the Method of Bool-ean Complement to Constant-Weight 1-out-of-n Codes / D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov et al. // Automatic Control and Computer Sciences. - 2019. - Vol. 53. - Iss. 6. - Pp. 481-491. - DOI:https://doi.org/10.3103/S014641161906004X.

43. Zakrevskij A. Optimization in Boolean Space / A. Zakrevskij, Yu. Pottosin, L. Cheremisino-va. - Tallinn: TUT Press, 2009. - 241 p.

44. Sentovich E. M. Sequential Circuit Design Using Synthesis and Optimization / E. M. Sen-tovich, K. J. Singh, C. Moon et al. // Proceedings IEEE International Conference on Com-puter Design: VLSI in Computers & Processors, 11-14 October 1992, Cambridge, MA, USA. - Pp. 328-333. - DOI:https://doi.org/10.1109/ICCD.1992.276282.

45. Sentovich M. SIS: A System for Sequential Circuit Synthesis / E. M. Sentovich, K. J. Singh, L. Lavagno et al. // Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 4 May 1992. - 45 p.

46. Collection of Digital Design Benchmarks. - URL: http:// ddd.fit.cvut.cz/www/prj/Benchmarks/.

47. Efanov D. V. The Hybrid Structure of a Self-Dual Built-In Control Circuit for Combina-tional Devices with Pre-Compression of Signals and Checking of Calculations by Two Diag-nostic Parameters / D. V. Efanov, D. V. Pivovarov // Proceedings of 19th IEEE East-West Design & Test Symposium (EWDTS’2021), Batumi, Georgia, September 10-13, 2021. - Pp. 200-206. - DOI:https://doi.org/10.1109/EWDTS52692.2021.9581019.

48. Drozd O. Hidden Fault Analysis of FPGA Projects for Critical Applications / O. Drozd, I. Perebeinos, O. Martynyuk et al. // Proceedings of the IEEE International Conference on Advanced Trends in Radioelectronics, Telecommunications and Computer Engineering (TCSET), 25-29 February 2020. - Lviv-Slavsko, Ukraine. - P. 142. - DOI:https://doi.org/10.1109/TCSET49122.2020.235591.

49. Drozd A. Checkability of the Digital Components in Safety-Critical Systems: Problems and Solutions / A. Drozd, V. Kharchenko, S. Antoshchuk et al. // Proceedings of 9th IEEE East-West Design & Test Symposium (EWDTS’2011). - Sevastopol, Ukraine, 2011. - Pp. 411-416. - DOI:https://doi.org/10.1109/EWDTS.2011.6116606.

50. Sapozhnikov Vl. V. Sintez sistem upravleniya dvizheniem poezdov na zheleznodorozh-nyh stanciyah s isklyucheniem opasnyh otkazov / Vl. V. Sapozhnikov. - M.: Nauka, 2021. - 229 s.

Login or Create
* Forgot password?